Enhancing CMOS using nanoelectronic devices, a perspective on hybrid integrated systems
[iframe src=”https://dx.doi.org/10.1109/JPROC.2010.2064270″ width=”100%” height=”800″ scrolling=”yes” id=”frame”]
[iframe src=”https://dx.doi.org/10.1109/JPROC.2010.2064270″ width=”100%” height=”800″ scrolling=”yes” id=”frame”]