A process-technology-scaling-tolerant pipelined ADC architecture achieving 6-bit and 4 GS/s ADC in 45nm CMOS

[iframe src=”https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6828533&isnumber=6828499″ width=”100%” height=”800″ scrolling=”yes” id=”frame”]